RISC-V System-on-Chip Design,

Edition 1

Editors: By David Harris, James Stine, Ph.D., Sarah Harris and Rose Thompson

Publication Date: 15 May 2026

0 Reviews

Awaiting publication

Conformance

PDF/UA-1
The publication contains a conformance statement that it meets the EPUB Accessibility 1.1, WCAG 2.1, Level AA standard. Please see https://bornaccessible.benetech.org/certified-publishers/ for further details of our compatibility testing.
The publication was certified on 20250728
Accessibility addendum
The certifier's credential is https://bornaccessible.benetech.org/certified-publishers/
For detailed accessibility information, see Elsevier’s website at https://www.elsevier.com/about/accessibility
Compatibility tested
For queries regarding accessibility information, contact [email protected]

Ways Of Reading

This e-publication is accessible to the full extent that the file format and types of content allow, on a specific reading device, by default, without necessarily including any additions such as textual descriptions of images or enhanced navigation.
All contents of the digital publication necessary to use and understanding, including any text, images (via alternative descriptions), video (via audio description) is fully accessible via suitable audio reproduction.

Navigation

The contents of the PDF have been tagged to permit access by assistive technologies as per PDF-UA-1 standard.
Page breaks included from the original print source

Additional Accessibility Information

All (or substantially all) textual matter is arranged in a single logical reading order (including text that is visually presented as separate from the main text flow, e.g., in boxouts, captions, tables, footnotes, endnotes, citations, etc.). Non-textual content is also linked from within this logical reading order. (Purely decorative non-text content can be ignored).
The language of the text has been specified (e.g., via the HTML or XML lang attribute) to optimise text-to-speech (and other alternative renderings), both at the whole document level and, where appropriate, for individual words, phrases or passages in a different language.
For readers with color vision deficiency, use of color (e.g., in diagrams, graphics and charts, in prompts, or on buttons inviting a response) is not the sole means of graphical distinction or of conveying information
Content is enhanced with ARIA roles to optimize organization and facilitate navigation
Where interactive content is included in the product, controls are provided (e.g., for speed, pause and resume, reset) and labelled to make their use clear.

WCAG v2.2

Note

This product relies on 3rd party tooling which may impact the accessibility features visible in inspection copies. All accessibility features mentioned would be present in the purchased version of the title.

RISC-V Microprocessor System-On-Chip Design is written to be accessible to an advanced undergraduate audience with limited background. It explains concepts from operating systems, VLSI, and memory systems as necessary, and High school mathematics is sufficient preparation for most of the book, although the floating point and division chapters will be primarily of interest to those with a curiosity about computer arithmetic. Like Harris and Harris’s Digital Design and Computer Architecture textbooks, this book will appeal to students with easy-to-read and complete explanations, sidebars, and occasional humor and cartoons.

It comes with an open-source implementation and will include end-of-chapter problems to extend the RISC-V processor in various ways. Ancillary materials include a GitHub repository with complete open-source SystemVerilog code, validation code in C and assembly language, and code for benchmarking and booting Linux.

Key Features

Covers detailed design for all components of a nontrivial microprocessor
Provides detailed explanations on the implementation of RISC-V microprocessors
Uses open-source SystemVerilog code and test cases for the entire processor, including single-issue and superscalar cores, multicore, all extensions (including multiplication/division, floating point, and atomic memory operations), and common peripherals
Enables users to build scripts to implement the processor on the open-source Skywater process

About the author

By David Harris, Associate Professor of Engineering, Harvey Mudd College, Claremont, CA, USA; James Stine, Ph.D., School of Electrical and Computer Engineering, Oklahoma State University, Stillwater, OK, USA; Sarah Harris, Assistant Professor of Engineering, Harvey Mudd College, Claremont, CA, USA and Rose Thompson

Preface
How to Use This Book
Acknowledgements
About the Authors
Foreword

01. A Brief History of Computer Design
02. Introduction to RISC-V
03. RISC-V Software Tool Flow
04. HDL Design Practices
05. Design Verification
06. Logic Synthesis
07. Pipelined Core
08. Privileged Operations
09. Bus Interface
10. Caches
11. Memory Management Unit
12. Load/Store Unit
13. Instruction Fetch Unit
14. Extensions: C (Compressed)
15. Extensions: M (Multiply and Divide)
16. Extensions: F/D/Q/Zfh/Zfa (Floating-Point)
17. Extensions: A (Atomic)
18. Extensions: Zb* and Zk* (Bit Manipulation and Cryptography)
19. Other Extensions
20. Peripherals
21. Benchmarking
22. Linux
23. FPGA Implementation
Appendix A Wally Synopsis
Appendix B Hitchhiker’s Guide to Linux
Appendix C Version Control using Git
Appendix D Tcl Book of Armaments
Appendix E Floating-Point Implementation
Bibliography
Index

ISBN: 9780323994989

Page Count: 600

Retail Price :

9780321547743; 9780130909961; 9781119481515

Senior-level elective or graduate courses in the field of computer processor design in most electrical or computer engineering or CS programs